Problem Statement

Flip-Flops Inferred from a while Loop in a Clocked always Block How many flip-flops will be inferred for the following Verilog code? output reg q; input d; always @(posedge clk) begin while(1) q <= d; end