Problem Statement

Divide-by-3 Clock Divider With 50% Duty Cycle Design a sequential circuit that divides the input clock frequency by 3 while producing a 50% duty-cycle output. Support the design with a timing diagram.