Problem Statement

Maximum Operating Frequency of a Sequential Circuit Find the maximum operating frequency of the shown two-flip-flop circuit. The diagram gives F1: tclk→q = 1 ns, setup = 2 ns, hold = 2 ns; F2: tclk→q = 2 ns, setup = 2 ns, hold = 1 ns. The feedback combinational logic delay is 6 ns.