Problem Statement

Pick ONE option In a pipelined RISC computer where all instructions have the same CPI (cycles per instruction), which of the following actions would improve the execution time of a typical program? I. Increasing the clock cycle rate II. Disallowing any forwarding in the pipeline III. Doubling the size of the instruction cache and the data cache without changing the clock cycle time III only I only II only I and III