Problem Statement

In a pipelined RISC computer where all arithmetic instructions have the same CPI (cycles per instruction), which of the following actions would improve the execution time of a typical program? Increasing the clock cycle rate Disallowing any forwarding in the pipeline Doubling the sizes of the instruction cache and the data cache without changing the clock cycle time Pick ONE option III only I only II only I and III